



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)


WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No	Sub Q.N.	Answer	Marking Scheme																		
1.	a) Ans.	<p>Attempt any FIVE of the following: Draw symbol and write truth table of EX-OR gate.</p> <p>Symbol</p>  <p>Truth Table Truth Table for two input EX-OR gate. A logical gate whose output is one when odd number of inputs are one, for any other condition output is low.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2">Inputs</th> <th>Output</th> </tr> <tr> <th>A</th> <th>B</th> <th>Y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Inputs		Output	A	B	Y	0	0	0	1	0	1	0	1	1	1	1	0	<p>10 2M</p> <p><i>Symbol</i> 1M</p> <p><i>Truth Table</i> 1M</p>
Inputs		Output																			
A	B	Y																			
0	0	0																			
1	0	1																			
0	1	1																			
1	1	0																			




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

<p>b) Ans.</p>	<p>Define terms “Minterm” and “Maxterm” with proper example of each.</p> <p><u>Minterm:</u> Each individual term in the canonical SOP form is called as Minterm. Example: Canonical SOP $Y = ABC + A\bar{B}\bar{C} + \bar{A}BC$ Each individual term is called minterm</p> <p><u>Maxterm:</u> Each individual term in the canonical POS form is called as Maxterm. Example: Canonical POS $Y = (A + B) \cdot (A + \bar{B})$ Each individual term is called maxterm</p>	<p>2M</p> <p>Each Definition with example 1M</p> <p>Each Definition with example 1M</p>																		
<p>c) Ans.</p>	<p>Draw symbol of JK flip-flop and write its truth table.</p> <p>Symbol</p>  <p>Truth Table:</p> <table border="1" data-bbox="617 1627 885 1858"> <thead> <tr> <th colspan="2">Inputs</th> <th>Output</th> </tr> <tr> <th>J_n</th> <th>K_n</th> <th>Q_{n+1}</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Q_n</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>\bar{Q}_n</td> </tr> </tbody> </table>	Inputs		Output	J_n	K_n	Q_{n+1}	0	0	Q_n	0	1	0	1	0	1	1	1	\bar{Q}_n	<p>2M</p> <p>Symbol 1M</p> <p>Truth Table 1M</p>
Inputs		Output																		
J_n	K_n	Q_{n+1}																		
0	0	Q_n																		
0	1	0																		
1	0	1																		
1	1	\bar{Q}_n																		



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>d) Ans.</p>	<p>State importance of pipelining in 8086 microprocessor</p> <ul style="list-style-type: none"> • In pipelining, while the current instruction is executing, next instruction is fetched using a queue. • Pipelining enables many instructions to be executed at the same time. • It allows execution to be done in fewer cycles. • Speed up the execution speed of the processor. • More efficient use of processor. 	<p>2M</p> <p><i>Any two points</i> 2M</p>
	<p>e) Ans.</p>	<p>Give any four applications of digital circuits. Applications of digital circuits</p> <ol style="list-style-type: none"> i) Object Counter ii) Dancing Lights iii) Scrolling Notice board iv) Multiplexer v) Digital Computers vi) Washing machines, Television vii) Digital Calculators viii) Military Systems ix) Medical Equipments x) Mobile Phones xi) Radar navigation and guiding systems xii) Microprocessors 	<p>2M</p> <p><i>Any relevant four applications</i> 2M</p>
	<p>f) Ans.</p>	<p>Define the following terms – (i) Physical Address (ii) Effective Address</p> <p>(i) Physical Address <i>(Note: Diagram is Optional)</i> Physical: The address given by BIU is 20 bit called as physical address. It is the actual address of the memory location accessed by the microprocessor. It is calculated as</p>	<p>2M</p> <p><i>Each definition</i> 1M</p>




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		 <p>(ii) Effective Address Effective Address: Effective address or the offset address is the offset for a memory operand. It is an unassigned 16 bit number that gives the operand's distance in bytes from the beginning of the segment.</p>	
	<p>g)</p> <p>Ans</p>	<p>Choose instruction for following situations:</p> <p>(i) Addition of 16 bit Hex. No with carry</p> <p>(ii) Division of 8 bit No.</p> <p>(iii) Rotate content of BL by 4 bit.</p> <p>(iv) Perform logical AND operation of AX and BX</p> <p>(i) Addition of 16 bit Hex. No with carry <i>(Note any other relevant registers shall also be considered)</i> ADC Destination 16, Source 16 OR ADC AX, BX OR ADC AX, 4500H</p> <p>(ii) Division of 8 bit No. <i>(Note any other relevant registers shall also be considered)</i> DIV SOURCE OR DIV BL</p>	<p>2M</p> <p><i>Each instruction on 1/2 M</i></p>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		<p>(iii) Rotate content of BL by 4 bit. MOV CL, 04H ROR BL, CL OR MOV CL, 04H ROL BL, CL</p> <p>(iv) Perform logical AND operation of AX and BX AND AX, BX</p>																																
2.	<p>a) Attempt any THREE of the following: Convert following decimal to octal and Hexadecimal</p> <p>i) $(297)_{10} = ()_8$ ii) $(453)_{10} = ()_{16}$</p> <p>Ans. (i) $(297)_{10} = ()_8$</p> <div style="text-align: center;"> <table style="border-collapse: collapse; margin: auto;"> <tr><td style="border-right: 1px solid black; padding: 5px;">8</td><td style="padding: 5px;">297</td><td></td><td></td></tr> <tr><td style="border-right: 1px solid black; padding: 5px;">8</td><td style="padding: 5px;">37</td><td style="padding: 5px;">1</td><td style="padding: 5px;">→ (LSD)</td></tr> <tr><td style="border-right: 1px solid black; padding: 5px;">8</td><td style="padding: 5px;">45</td><td style="padding: 5px;">5</td><td style="padding: 5px;">↑</td></tr> <tr><td style="border-right: 1px solid black; padding: 5px;"></td><td style="padding: 5px;">4</td><td style="padding: 5px;">4</td><td style="padding: 5px;">→ (MSD)</td></tr> </table> <p>$\therefore (297)_{10} = (451)_8$</p> </div> <p>(ii) $(453)_{10} = ()_{16}$</p> <div style="text-align: center;"> <table style="border-collapse: collapse; margin: auto;"> <tr><td style="border-right: 1px solid black; padding: 5px;">16</td><td style="padding: 5px;">453</td><td style="padding: 5px;">(Decimal)</td><td style="padding: 5px;">(Hex)</td></tr> <tr><td style="border-right: 1px solid black; padding: 5px;">16</td><td style="padding: 5px;">28</td><td style="padding: 5px;">5</td><td style="padding: 5px;">→ 5 (LSD)</td></tr> <tr><td style="border-right: 1px solid black; padding: 5px;">16</td><td style="padding: 5px;">12</td><td style="padding: 5px;">1</td><td style="padding: 5px;">↑</td></tr> <tr><td style="border-right: 1px solid black; padding: 5px;"></td><td style="padding: 5px;">1</td><td style="padding: 5px;">1</td><td style="padding: 5px;">→ 1 (MSD)</td></tr> </table> <p>$\therefore (453)_{10} = (1C5)_{16}$</p> </div>	8	297			8	37	1	→ (LSD)	8	45	5	↑		4	4	→ (MSD)	16	453	(Decimal)	(Hex)	16	28	5	→ 5 (LSD)	16	12	1	↑		1	1	→ 1 (MSD)	<p>12 4M</p> <p><i>Each conversion 2M</i></p>
8	297																																	
8	37	1	→ (LSD)																															
8	45	5	↑																															
	4	4	→ (MSD)																															
16	453	(Decimal)	(Hex)																															
16	28	5	→ 5 (LSD)																															
16	12	1	↑																															
	1	1	→ 1 (MSD)																															




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>b)</p> <p>Ans.</p>	<p>Convert the given minterm into standard POS form. $Y(A, B, CD) = (\bar{A}.BC) + (B.\bar{C}\bar{D}) + (\bar{A}\bar{B})$</p> <p><i>Note: Solution is given by considering $Y(A, B, CD)$ as $Y(A, B, C, D)$</i></p> <p>$Y(A, B, C, D) = \bar{A}BC + B\bar{C}\bar{D} + \bar{A}\bar{B}$ Converting into standard SOP form, $Y(A, B, C, D) = \bar{A}BC(CD + \bar{C}\bar{D}) + (A + \bar{A})B\bar{C}\bar{D} + \bar{A}\bar{B}(C + \bar{C})(D + \bar{D})$ $= \bar{A}BCD + \bar{A}BC\bar{D} + A\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}\bar{C}D$ $+ \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$ $= \sum m(7, 6, 12, 4, 3, 2, 1, 0)$ $= \sum m(0, 1, 2, 3, 4, 6, 7, 12)$ $= \prod M(5, 8, 9, 10, 11, 13, 14, 15) \dots$ Standard Pos form $= (A + \bar{B} + C + D)(\bar{A} + B + C + D)(\bar{A} + B + C + \bar{D})$ $(\bar{A} + B + \bar{C} + D)(\bar{A} + B + \bar{C} + \bar{D})(\bar{A} + \bar{B} + C + \bar{D})$ $(\bar{A} + \bar{B} + \bar{C} + D)(\bar{A} + \bar{B} + \bar{C} + \bar{D})$</p>	<p>4M</p> <p>Standard SOP form 2M</p> <p>Conversion to Standard POS 2M</p>
	<p>c)</p> <p>Ans.</p>	<p>Draw symbol and write truth table for the following flip flop and give one application of each. i) Clocked R-S flip flop ii) T- flip flop (i) Clocked R-S flip flop Symbol</p> 	<p>4M</p> <p>Symbol 1/2 M</p>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323


Truth Table

Clock	S	R	Q_{n+1}	\bar{Q}_{n+1}	Remark
0	X	X	Q_n	\bar{Q}_n	No change
1	0	0	Q_n	\bar{Q}_n	No Change
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	Race	Race	Avoid

Application:

- i) Clocked RS flip-flop can be used in sequential circuits.
- ii) It can be used to design counters.
- iii) It can be used as a latch in digital circuits.

**(ii) T- flip flop
Symbol**



Truth Table

T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

Truth table
1M

Any one
Application
1/2 M

Symbol
1/2 M

Truth table
1M



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		<p>Application: i) Used to design counters in digital circuits. ii) Can be used in frequency divider circuits.</p>	<p><i>Any one Application</i> $\frac{1}{2} M$</p>
	<p>d) Ans.</p>	<p>Prove $A(\bar{A} + C)(\bar{A}B + C)(\bar{A}BC + \bar{C}) = 0$ <i>Note: Any other relevant laws applied shall be considered while obtaining the correct answer.</i></p> <p>L.H.S. = $A(\bar{A} + C)(\bar{A}B + C)(\bar{A}BC + \bar{C})$ $= (A\bar{A} + AC)(\bar{A}B + C)(\bar{A}BC + \bar{C})$ $= (0 + AC)(\bar{A}B + C)(\bar{A}BC + \bar{C})$ ($\because A\bar{A} = 0$) $= (A\bar{A}BC + AC)(\bar{A}BC + \bar{C})$ ($\because CC = C$) $= (0 + AC)(\bar{A}BC + \bar{C})$ ($\because A\bar{A} = 0$) $= A\bar{A}BC + AC\bar{C}$ ($\because CC = C$) $= 0 + 0$ ($\because A\bar{A} = 0$ and $CC = 0$) $= 0$ $= R.H.S.$ Hence Proved</p>	<p>4M</p> <p><i>Correct solution</i> 4M</p>
3	<p>a) Ans.</p>	<p>Attempt any <u>THREE</u> of the following: Implement OR gate and NOT gate using "Universal NAND gate". Write expressions for both. 1. "OR" gate using "Universal NAND" gate:</p>	<p>12 4M</p> <p><i>Output Expression</i> 1M</p> <p><i>Circuit Diagram</i> 1M</p>




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		<p>2. "NOT" gate using "Universal NAND" gate:</p> $Y = \overline{A \cdot B} = \overline{A \cdot A} \quad \dots \text{since } A = B = A$ <p>But $A \cdot A = A \quad \therefore \boxed{Y = \overline{A}}$</p> 	<p><i>Output Expression</i> on <i>1M</i></p> <p><i>Circuit Diagram</i> <i>1M</i></p>
<p>b)</p> <p>Ans</p>		<p>Explain following instructions for 8 bit and 16 bit data.</p> <p>(i) PUSH (ii) DAA (iii) IDJV (iv) XOR</p> <p><i>Note: Any other relevant registers shall also be considered in the example/explanation.</i></p> <p>(i) PUSH Format: PUSH source</p> <p>This instruction decrements the SP (Stack Pointer) register (by 2) and copies the word specified by source to the location at the top of the stack.</p> <p>Here, Source can be a 16-bit general purpose register, segment register or memory location.</p> <p>Example- PUSH AX</p> <p>OR</p> <p>PUSH AX</p> <p>This instruction decrements the stack pointer by 2 and copies the 16 bit data from AX register to the stack segment where the stack pointer then points.</p>	<p>4M</p> <p><i>Explanation of each</i> <i>½ M</i></p> <p><i>Example for each case</i> <i>½ M</i></p>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>(ii) DAA DAA stands for Decimal Adjust Accumulator AL after BCD Addition Explanation: This instruction is used to make sure the result of adding two packed BCD numbers is adjusted to be a correct BCD number. The result of the addition must be in AL for DAA instruction to work correctly. If the lower nibble in AL after addition is > 9 or Auxiliary Carry Flag is set, then add 6 to lower nibble of AL. If the upper nibble in AL is > 9H or Carry Flag is set, and then add 6 to upper nibble of AL. Example: - (Any Same Type of Example)</p> <p>if AL=99 BCD and BL=99 BCD Then ADD AL, BL</p> <pre> 1001 1001 = AL= 99 BCD + 1001 1001 = BL = 99 BCD ----- 0011 0010 = AL =32 H and CF=1, AF=1 After the execution of DAA instruction, the result is CF = 1 0011 0010 =AL =32 H AH =1 + 0110 0110 ----- 1001 1000 =AL =98 in BCD </pre> <p>same type example for 16 bit can be considered.</p> <p style="text-align: center;">OR</p> <p>DAA instruction is used to convert the sum of two packed BCD numbers in the register AL into a correct BCD number. Example :</p> <pre> MOV AL, 23H MOV BL, 47H ADD AL, BL DAA </pre> <p>After the execution of the above instructions, the result in AL = 70H.</p>	
--	---	--



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>(iii) IDJV (NOTE: CONSIDER THE GIVEN INSTRUCTION AS IDIV): Syntax : IDIV source It divides a signed word in AX by an signed byte in source during 16/8 division. Also it is used to divide a signed double word in DX,AX by an signed word in source during 16/8 division. operation: a. if the source is byte then AL ← AL/signed 8 bit source AH ← AL MOD signed 8 bit source b. if the source is word then AX ← DX,AX/signed 16 bit source DX ← DX,AX MOD signed 16 bit source</p> <p style="text-align: center;">OR</p> <p>IDIV BL This instruction is used to divide signed word in AX register by signed byte in BL register. The quotient after division will be stored in AL register, whereas the remainder is stored in AH register.</p> <p>IDIV BX This instruction is used to divide signed double word in DX,AX register by signed word in BX register. The signed 16 bit quotient will be stored in AX register, whereas the signed 16 bit remainder is stored in AH register.</p> <p>(iv) XOR – Used to perform Exclusive-OR operation over each bit in a byte/word with the corresponding bit in another byte/word. Syntax: XOR Destination, Source Example: For 8bit data: XOR AL, BL This instruction performs Exclusive-OR bit by bit at AL with BL and the result is stored in AL.. For 16bit data: XOR AX, BX This instruction performs Exclusive-OR bit by bit word at AX with word in BX and the result is stored in AX.</p>	
--	---	--



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>c)</p> <p>Ans.</p>	<p>Draw waves for positive and negative triggering with proper labeling. Identify two situations where these triggering can be used?</p> <p><i>Note: Any additional relevant point related to triggering situation shall be considered</i></p> <div style="text-align: center;"> </div> <ol style="list-style-type: none"> 1. Edge triggering can be used in flipflops as clock input. 2. It is used in counters circuits. 3. They can be used in shift registers 4. They can be used to synchronous data. 	<p>4M</p> <p>Diagram 2M</p> <p>Any relevant situation where triggerin g is used 2M</p>
	<p>d)</p> <p>Ans</p>	<p>Simplify $Y=F(A, B, CD)$ $= \sum m (1, 2, 8, 9, 10, 12, 13) + d(4,5)$ Using K-map and write expression</p> <p><i>Note: Solution is given considering $Y=F(A, B, CD)$ as $Y= F(A, B, C, D)$</i></p>	<p>4M</p>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		<p>• K-map representation for the given expression will be -</p> <p>Group ② Group ① Group ③</p> <p>• To find equation (expression) -</p> <p>Group ① (QUAD) $\Rightarrow \bar{C}D$</p> <p>Group ② (QUAD) $\Rightarrow A\bar{C}$</p> <p>Group ③ (PAIR) $\Rightarrow \bar{B}C\bar{D}$</p> <p>Therefore, The Required expression is,</p> <div style="border: 1px solid black; padding: 5px; display: inline-block;"> $f(A, B, C, D) = \bar{C}D + A\bar{C} + \bar{B}C\bar{D}$ </div>	<p>Correct K-map 2M</p> <p>Correct equation 2M</p>
<p>4</p>	<p>a)</p>	<p>Attempt any THREE of the following Suggest “Two instruction” for each of the following addressing modes.</p> <p>(i) Register Addressing Mode. (ii) Direct Addressing Mode (iii) Based Indexed Addressing Mode (iv) Immediate Addressing Mode.</p>	<p>12 4M</p>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>Ans</p>	<p>i) Register Addressing Mode: a. MOV AX, CX b. AND AL, BL c. ROR AL, CL</p> <p>ii) Direct addressing mode: a. MOV AL, [3000H] b. AND AX, [8000H] c. INC [4712H]</p> <p>iii) Based indexed Addressing mode: 1. MOV AX, [BX][SI] 2. ADD AL, [BX][DI] 3. MOV AX, [BX+SI]</p> <p>iv) Immediate addressing mode: 1. MOV AL, 46H 2. MOV BX, 1234H 3. MOV DX, 0040H</p>	<p><i>Consider any two instructions, each instruction 1/2 M</i></p>
	<p>b) Ans.</p>	<p>Minimize the expression and draw logic circuit using basic gates. $F(A,B,CD) = \sum m \{0, 2, 4, 6, 7, 10, 11, 14, 15\}$ <i>Note: Solution is given considering $Y=F(A, B,CD)$ as $Y= F(A, B,C,D)$</i></p> <p><i>K-Map representation for the given expression will be —</i></p>	<p>4M</p> <p><i>Correct K-Map 2M</i></p>



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		<p>Simplification -</p> <p>1] Group 1 \rightarrow (QUAD) \Rightarrow $(\bar{B} + \bar{C})$ 2] Group 2 \rightarrow (QUAD) \Rightarrow $(\bar{A} + \bar{C})$ 3] Group 3 \rightarrow (QUAD) \Rightarrow $(A + D)$ So The Simplified expression is, $Y = (\bar{B} + \bar{C}) \cdot (\bar{A} + \bar{C}) \cdot (A + D)$</p> <p>• Implementation using gates -</p> <p>$Y = (\bar{B} + \bar{C})(\bar{A} + \bar{C})(A + D)$</p>	<p><i>Simplification</i> 1M</p> <p><i>Logic diagram</i> 1M</p>																		
<p>c)</p> <p>Ans.</p>	<p>Compare combinational and sequential circuits. Draw block diagram of sequential circuit and describe the function of each block</p>	<table border="1"> <thead> <tr> <th>PARAMETERS</th> <th>COMBINATIONAL CIRCUIT</th> <th>SEQUENTIAL CIRCUIT</th> </tr> </thead> <tbody> <tr> <td>Definition</td> <td>The output at any instant of time depends upon the input present at that instant of time.</td> <td>The output at any instance of time depends upon the present input as well as past input and output.</td> </tr> <tr> <td>Need of Memory</td> <td>No memory element required in the ckt</td> <td>Memory element required to stored bit</td> </tr> <tr> <td>Need of clock</td> <td>Clock input not necessary</td> <td>Clock input necessary</td> </tr> <tr> <td>Examples</td> <td>E.g. Adders, Subtractors, Code converters, comparators etc.</td> <td>E.g. Flip flop, Shift registers, counters etc,</td> </tr> <tr> <td>Applications</td> <td>Used to simplify Boolean expressions, k-map, Truth table</td> <td>Used in counters & registers</td> </tr> </tbody> </table>	PARAMETERS	COMBINATIONAL CIRCUIT	SEQUENTIAL CIRCUIT	Definition	The output at any instant of time depends upon the input present at that instant of time.	The output at any instance of time depends upon the present input as well as past input and output.	Need of Memory	No memory element required in the ckt	Memory element required to stored bit	Need of clock	Clock input not necessary	Clock input necessary	Examples	E.g. Adders, Subtractors, Code converters, comparators etc.	E.g. Flip flop, Shift registers, counters etc,	Applications	Used to simplify Boolean expressions, k-map, Truth table	Used in counters & registers	<p>4M</p> <p><i>Any 2 differences</i> 2M</p>
PARAMETERS	COMBINATIONAL CIRCUIT	SEQUENTIAL CIRCUIT																			
Definition	The output at any instant of time depends upon the input present at that instant of time.	The output at any instance of time depends upon the present input as well as past input and output.																			
Need of Memory	No memory element required in the ckt	Memory element required to stored bit																			
Need of clock	Clock input not necessary	Clock input necessary																			
Examples	E.g. Adders, Subtractors, Code converters, comparators etc.	E.g. Flip flop, Shift registers, counters etc,																			
Applications	Used to simplify Boolean expressions, k-map, Truth table	Used in counters & registers																			



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

		<div style="text-align: center;"> </div> <p>1. Sequential logic circuits are those, whose output depends not only on the present value of the input but also on previous values of the input signal.</p> <p>2. Sequential circuit can be considered as combinational circuit with feedback circuit.</p> <p>3. Sequential circuit uses a memory element like flip – flops as feedback circuit in order to store past values.</p>	<p><i>Block diagram</i> 1M</p> <p><i>Explanation</i> 1M</p>																																				
	<p>d) Ans</p>	<p>i) Differentiate between RISC and CISC processor (Three point) ii) Compare 8086 and 80586 (Pentium)(3 points) i) Differentiate between RISC and CISC processor (Three point)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 5%;">Sr. No</th> <th style="width: 20%;">PARAMETER</th> <th style="width: 30%;">RISC PROCESSOR</th> <th style="width: 45%;">CISC PROCESSOR</th> </tr> </thead> <tbody> <tr> <td>1.</td> <td>Instruction set</td> <td>Few instructions</td> <td>More instructions</td> </tr> <tr> <td>2.</td> <td>Data types</td> <td>Few data types</td> <td>More data types</td> </tr> <tr> <td>3.</td> <td>Addressing mode</td> <td>Few Addressing modes</td> <td>More Addressing modes</td> </tr> <tr> <td>4.</td> <td>Registers</td> <td>Large number of general purpose registers</td> <td>Small number of general purpose registers & special purpose registers.</td> </tr> <tr> <td>5.</td> <td>Architecture type</td> <td>Load/store architecture</td> <td>No load/store architecture</td> </tr> <tr> <td>6.</td> <td>Operation</td> <td>Single- cycle</td> <td>Multi-cycle</td> </tr> <tr> <td>7.</td> <td>Design</td> <td>Hardwired control</td> <td>Micro-coded</td> </tr> <tr> <td>8.</td> <td>Instruction Set format</td> <td>Fixed length</td> <td>Variable length</td> </tr> </tbody> </table>	Sr. No	PARAMETER	RISC PROCESSOR	CISC PROCESSOR	1.	Instruction set	Few instructions	More instructions	2.	Data types	Few data types	More data types	3.	Addressing mode	Few Addressing modes	More Addressing modes	4.	Registers	Large number of general purpose registers	Small number of general purpose registers & special purpose registers.	5.	Architecture type	Load/store architecture	No load/store architecture	6.	Operation	Single- cycle	Multi-cycle	7.	Design	Hardwired control	Micro-coded	8.	Instruction Set format	Fixed length	Variable length	<p>4M</p> <p><i>Any three points</i> 2M</p>
Sr. No	PARAMETER	RISC PROCESSOR	CISC PROCESSOR																																				
1.	Instruction set	Few instructions	More instructions																																				
2.	Data types	Few data types	More data types																																				
3.	Addressing mode	Few Addressing modes	More Addressing modes																																				
4.	Registers	Large number of general purpose registers	Small number of general purpose registers & special purpose registers.																																				
5.	Architecture type	Load/store architecture	No load/store architecture																																				
6.	Operation	Single- cycle	Multi-cycle																																				
7.	Design	Hardwired control	Micro-coded																																				
8.	Instruction Set format	Fixed length	Variable length																																				




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<p>ii) Compare 8086 and 80586 (Pentium)(3 points)</p> <table border="1" data-bbox="483 527 1195 867"> <thead> <tr> <th>SR. NO</th> <th>PARAMETER</th> <th>8086</th> <th>80586 (Pentium)</th> </tr> </thead> <tbody> <tr> <td>1.</td> <td>Data Bus</td> <td>16 bit</td> <td>64 bit</td> </tr> <tr> <td>2</td> <td>Address Bus</td> <td>20 bit</td> <td>32 bit</td> </tr> <tr> <td>3</td> <td>Physical memory</td> <td>1 MB</td> <td>4 GB</td> </tr> <tr> <td>4</td> <td>Register size</td> <td>16 bit</td> <td>32 bit</td> </tr> <tr> <td>5</td> <td>Voltage required</td> <td>5 V</td> <td>3.3 V</td> </tr> <tr> <td>6</td> <td>Clock type</td> <td>1x</td> <td>3x</td> </tr> <tr> <td>7</td> <td>Pipelining</td> <td>Yes</td> <td>Yes</td> </tr> </tbody> </table>	SR. NO	PARAMETER	8086	80586 (Pentium)	1.	Data Bus	16 bit	64 bit	2	Address Bus	20 bit	32 bit	3	Physical memory	1 MB	4 GB	4	Register size	16 bit	32 bit	5	Voltage required	5 V	3.3 V	6	Clock type	1x	3x	7	Pipelining	Yes	Yes	<p>Any three points 2M</p>
SR. NO	PARAMETER	8086	80586 (Pentium)																															
1.	Data Bus	16 bit	64 bit																															
2	Address Bus	20 bit	32 bit																															
3	Physical memory	1 MB	4 GB																															
4	Register size	16 bit	32 bit																															
5	Voltage required	5 V	3.3 V																															
6	Clock type	1x	3x																															
7	Pipelining	Yes	Yes																															
<p>e) Ans.</p>	<p>Draw 16:1 multiplexer using 4:1 multiplexers “ONLY” with proper labels.</p>  <p>Correct Diagram 3M</p> <p>Proper Labeling 1M</p>	<p>4M</p>																																



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

5	a) Ans.	<p>Attempt any TWO of the following: Write algorithm and 8086 assembly language program to find average salary of five employees of “SILICON Systems”. Assume 4 digit salary of each employee. Also write output. <i>Note: Any other correct logic shall be considered.</i></p> <p>ALGORITHM</p> <ol style="list-style-type: none">1. START2. DEFINE ARRAY SALARY OF 5 NUMBERS EACH 4 DIGIT IN DATA SEGMENT3. DEFINE VARIABLE AVG TO STORE RESULT IN DATA SEGMENT4. MOVE DATA IN AX5. MOVE DATA FROM AX TO DS6. MOVE NUM1 TO CX TO SET COUNTER7. LOAD ADDRESS OF ARRAY SALARY TO BX8. MOVE 0000H TO AX9. ADD CONTENTS OF MEMORY POINTED BY BX TO AX10. IF NO CARRY, GOTO STEP 1211. INCREMENT DX REGISTER12. INCREMENT BX TWICE TO POINT TO NEXT NUMBER13. DECREMENT COUNTER CX; IF NOT ZERO GOTO STEP 914. DIVIDE THE SUM BY NUM115. STORE THE RESULT AX INTO AVG16. END <p>PROGRAM</p> <p>DATA SEGMENT SALARY DW 4000H,5000H,6000H,7000H,8000H NUM1 DW 05H AVG DW ? DATA ENDS</p> <p>CODE SEGMENT ASSUME DS:DATA, CS:CODE START: MOV AX,DATA MOV DS,AX MOV CX,NUM1 MOV BX, OFFSET SALARY MOV AX,0000H</p>	<p>12</p> <p>6M</p> <p><i>Algorithm</i> <i>m</i> 2M</p> <p><i>Program</i> 3M</p>
----------	------------------------------	--	--




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

	<pre>L1: ADD AX, [BX] JNC NEXT INC DX NEXT: INC BX INC BX LOOP L1 DIV NUM1 MOV AVG,AX MOV AH,4CH INT 21H CODE ENDS END START</pre> <p>Output AVG=6000H</p>	<p><i>Output</i> <i>1M</i></p>																														
<p>b)</p>	<p>Refer Fig No. 1 and write truth table and output “Y”, write expression at output of gates. Redraw the Fig. No. 1.”</p> <div style="text-align: center;"> <table border="1" data-bbox="509 1102 1023 1304"> <thead> <tr> <th colspan="5">Truth Table</th> </tr> <tr> <th colspan="4">Inputs</th> <th>Output</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td></td> </tr> <tr> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td>⋮</td> <td></td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td></td> </tr> </tbody> </table>  <p>Fig No.1</p> </div>	Truth Table					Inputs				Output	A	B	C	D	Y	0	0	0	0		⋮	⋮	⋮	⋮		1	1	1	1		<p>6M</p>
Truth Table																																
Inputs				Output																												
A	B	C	D	Y																												
0	0	0	0																													
⋮	⋮	⋮	⋮																													
1	1	1	1																													



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor


Subject Code: 22323

Ans

Truth Table

Truth Table				
Input				Output
A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Truth Table
3M



Expressi
on at
output
of gates
3M

$$Y = (A\bar{B} + \bar{A}B) + (\bar{C} \cdot D) + (A+B+C+D)$$



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

<p>c) Ans.</p>	<p>Draw minimum mode configuration of 8086 and explain the function of each block.</p> <p>When $MN/\overline{MX} = 1$ or connected to $+V_{CC}$ as shown in the figure, the 8086 microprocessor operates in minimum mode system.</p> <ul style="list-style-type: none"> • In this mode, the microprocessor chip itself gives out all the control signals. This is a single processor mode. • The 8284 clock generator in the system is used to generate the CLK and to synchronize some external signals with the system clock. It is also used to generate RESET and READY signal through wait state generator. • Three 8282 address latches are used for separating the valid address from the multiplexed address/data signals and the controlled by the ALE signal generated by 8086. • Two 8286 Transceivers are the bi-directional buffers. They are required to separate the valid data from the time multiplexed address/data signal. This is controlled by two signals, DEN & DT/\overline{R}. 	<p>6M <i>Diagram</i> 3M <i>Explanation</i> 3M</p>
--------------------	--	--



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

6	<p>a)</p> <p>Ans</p>	<p>Attempt any <u>TWO</u> of the following: Draw architectural block diagram of 8086 microprocessor and describe the function of each block. <i>Note: Any other relevant diagram shall be considered.</i> Internal architecture of Intel 8086: Intel 8086 is a 16 bit integer processor. It has 16-bit data bus and 20-bit address bus. The internal architecture of Intel 8086 is divided into two units, 1. Bus Interface Unit (BIU) 2. Execution Unit (EU). Bus Interface Unit (BIU) Memory Interface: The Bus Interface Unit (BIU) generates the 20-bit physical memory address and provides the interface with external memory (ROM/RAM). 8086 has a single memory interface. Instruction Byte queue: To speed up the execution, 6-bytes of instruction are fetched in advance and kept in a 6- byte Instruction Queue while other instructions are being executed in the Execution Unit (EU). Segment registers: There are four 16-bit segment registers, viz., the code segment (CS), the stack segment (SS), the extra segment (ES), and the data segment (DS). The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. Adder: 8086's BIU produces the 20-bit physical memory address by combining a 16-bit segment address with a 16-bit offset address using the adder circuit. 2. Execution Unit: Control unit: The instructions fetched by BIU in the instruction byte queue are decoded under the control of timing and control signals. Arithmetic and Logic Unit (ALU) : Execution unit has a 16 bit ALU, which performs arithmetic & logic operations. General purpose register unit: All general registers of the 8086 microprocessor can be used for arithmetic and logic operations. The general registers are: Accumulator register AL (8 bit), AX (AL & AH for 16 bit), Base register, Count register, Data register , Stack Pointer (SP), Base Pointer (BP), Source Index (SI), Destination Index (DI). Flags: is a 16-bit register containing 9 1-bit flags: Overflow Flag</p>	<p>12 6M</p> <p><i>Explanation of blocks</i> 3M</p>
----------	-----------------------------	--	--




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

(OF), Direction Flag (DF), Interrupt-enable Flag (IF), Single-step Flag (TF), Sign Flag (SF), Zero Flag (ZF), Auxiliary carry Flag (AF), Parity Flag (PF), Carry Flag (CF).



**Block
Diagram
3M**

<p>b) Ans.</p>	<p>Design full adder using K-MAP and draw logic circuit using basic gates and write truth table. <i>Note : In logic diagram, instead of basic gates, Exclusive –OR (EXOR) gates shall be considered.</i> Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C_{in}. The output carry is designated as C_{out} and the normal output is designated as S which is SUM. A full adder logic is designed in such a manner that can take eight inputs together to create a byte-wide adder and cascade the carry bit from one adder to the another.</p>	<p>6M</p>
----------------------------------	---	------------------




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323



Truth Table

Input			Output	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth Table
2M

Based on the truth table, the Boolean functions for Sum (S) and Carry – out (C_{out}) can be derived using K – Map.

For Sum S :

	C_{in}	00	01	11	10
A	0	0	1	0	1
	1	1	0	1	0



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION
MODEL ANSWER

Subject: Digital Techniques & Microprocessor

Subject Code: 22323

The simplified equation for sum is

$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

$$= A \oplus B \oplus C_{in}$$

For Carry – out (C_{out}) :


	BC_{in}	00	01	11	10
A	0	0	0	1	0
	1	0	1	1	1

*K map design
2M*

The simplified equation for C_{out} is

$$C_{out} = AB + AC_{in} + BC_{in}$$

Logic Circuit Diagram



*Logic diagram
2M*

